Bode Plot Calculator vs ASIC & FPGA Design Studio

This is not a standard scientific calculator, it is optimized to evaluate Bode plots and Nyquist diagrams. This calculator is also fully compatible with the complex domain and standard graphs in time domain (linear). Writing a calculation produces the numeric result, as any calculator, while adding the variable t produces a plot in time domain. Inserting f, omega or s instead, produces the Bode Plot, then it is possible to switch to the Nyquist diagram. Functionalities: - Nice looking interface, intuitive, immediate and able to not only replace, but to enrich hardware calculators. - Elegant and modern themes and colors to choose from, all included in the first purchase. - A little magic feature: in scientific notation, swipe over the result to move the decimal dot and see the ten power change :) - All scientific function (sin, cos, tan, ..., log, ln, exp, ..., atan2). - Calculation structured in 2D, with fractions, powers, roots, brackets and so on, with very easy to nest operations, no limits! - Tap on the calculation to place the cursor and write. - Undo/Redo buttons - A catalog with 40 physics fundamentals constants, with name and unit of measure, ready to be inserted. - Possibility to store values. - Chronology. - Sliders: yes, you can insert many parameters and change them swiping on a slider to see the effect in real time. - Spaces: access to up to 4 spaces on which you can edit and keep calculations, useful also to superpose different plots. - Joystick mode: swipe over the buttons to move the cursor (still in beta). - Bode Plots: inserting a variable, s, omega or f, produces the Bode Plot, toggling on the button it switches to the Nyquist diagram. - Linear Plots: inserting the t variable, produces a plot in a linear domain. - Complex numbers: the app automatically uses complex numbers when needed, no need to set the complex mode. - Plots also support for complex values. - Integrals and derivatives (in the future also limits). - Export plot and calculation as image/PDF, copy result as text

Professional HDL Design, Simulation, and Engineering Tools — Right on Your iPhone and iPad ASIC & FPGA Workbench is a complete mobile toolkit for hardware engineers, FPGA developers, RTL designers, and engineering students. Write HDL code, run simulations, analyze timing, access design references, and solve engineering problems from anywhere. Whether you're reviewing designs in a meeting, studying for an exam, troubleshooting timing issues, or prototyping an idea on the go, ASIC & FPGA Workbench puts essential digital design tools in your pocket. HDL Editor & On-Device Simulation Design and test digital logic directly on your iPhone or iPad. • Syntax-highlighted Verilog and VHDL editor • Behavioral HDL simulation on-device • Interactive waveform viewer • Signal analysis with HIGH/LOW state indicators • Quickly verify logic behavior without a desktop workstation Perfect for rapid design validation, learning, debugging, and reviewing HDL code anywhere. Engineering Toolbox Built-in calculators help solve common FPGA and ASIC design challenges. Clock & Timing Calculator • Calculate clock periods from frequency targets • Estimate setup slack and timing margins • Determine combinational path budgets • Generate ready-to-use timing constraints for Vivado and Quartus Bit Width Advisor • Calculate minimum register and bus widths • Generate Verilog declarations automatically • Generate VHDL signed and unsigned types Pipeline Depth Estimator • Determine required pipeline stages • Analyze logic path delays • Improve timing closure for high-speed designs Skew & Jitter Budget Calculator • Model clock distribution networks • Analyze setup and hold margins • Evaluate clock skew and routing health • Improve design reliability Design Pattern Library Accelerate development with reusable engineering templates. Explore proven HDL examples covering: • Combinational Logic • Sequential Logic • Finite State Machines (FSMs) • Memory Interfaces • FPGA Design Techniques • ASIC Design Flows • Verification Concepts • Timing Constraints Every pattern includes explanations, annotated code, and one-tap access to simulation. Verilog, VHDL & SystemVerilog Reference A comprehensive engineering reference library always available offline. • Verilog syntax and constructs • VHDL language reference • SystemVerilog concepts • Data types and operators • FPGA and ASIC terminology • Searchable glossary and examples Quickly find syntax, explanations, and implementation examples when you need them. Designed For • FPGA Engineers • ASIC RTL Designers • Digital Design Engineers • Verification Engineers • Embedded Hardware Developers • Electrical & Computer Engineering Students • Anyone working with Verilog, VHDL, or SystemVerilog Compatible with Xilinx, Intel (Altera), Lattice, Microchip, and other FPGA development platforms. Learn. Design. Simulate. ASIC & FPGA Workbench brings professional digital design tools, engineering references, and HDL simulation together in a single mobile application—helping you stay productive wherever engineering happens.